Automated Cell and Library Renaming with Instance Master Updates in Cadence Virtuoso
Introduction In large-scale analog/digital IC design projects, design reuse and project forking are common practices. These often require renaming of entire libraries and cell hierarchies to confo...